Tag Archives: first modelSim

My First Verilog FPGA Design Simulation

Today’s goal was to be able to figure out how to use modelSim enough to see some wave forms coming from a simple FPGA design. At this point, I’m not going to try to document exactly how to run ModelSim … Continue reading

Posted in c-fpga | Tagged | Leave a comment